Form PTO-1449 (Modified)			At Socket No. 1662-36900 (P00-3156)						
INFORMATI (Use several sheet		OSURE STAT	Applicants Shubhendu							
	ú.,			Filing Date Concurrentl	Filing Date Concurrently Herewith					
REFERENCE D	ESIGNATION	U.S. PATENT DO	OCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE			
						-				
							<u></u>			
							3.5.			
							56			
			_							
				<u> </u>						
FOREIGN PAT	ENT DOCUM									
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	Translation YES NO			
					<u>.</u>	 				
	ncluding Auth	or, Title, Date, Per	tinent Pages,	Etc.)	<u>-</u>		· · ·			
(XX)	AA	AR-SMT: Microarchitectural Approach To Fault Tolerance In Microprocessors, Eric Rotenberg, (8 p.). DIVA: A Dynamic Approach To Microprocessor Verification, Todd M. Austin, Journal of Instruction-Level								
(XX)	AB	Parallelism 2 (2000) 1-6, Submitted 2/2000; published 5/2000 (26 p.).								
KKA	AC	DIVA: A Reliable Substrate For Deep Submicron Microarchitecture Design, Todd M. Austin, May/June 1999 (12 p.).								
		_		<u> </u>						
	-					<u> </u>				
EXAMINER /	May Y	L. Date considered 2/11/04								
			-	tation is in conformance w	<u> </u>					

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP \$609; Draw line through citation it not necessary conformance and not considered. Include copy of this form with next communication to the applicant.

Form PTO-1449 (Modified)							Atty. Docket No. 1662-36900 (P00-3156)		0	
INFORMAT (Use several she		OSURE STAT	EMENT B	Y APPLICATION TO A		Applicants Shubhendu S	S. MUKHERJ	EE et al.	OHIGINACE	
				2 700 7 7 1 1 X		Filing Date April 19, 200)]	Group 2183	אאכנ	
DECEDENCE	DESIGNATION	N U.S. PATENT DO	CUMENTS	(3 and 2 and 3)	L_	, , ,		2.03	=	
EXAMINER	DESIGNATION	DOCUMENT	DATE	ANA NA		CLASS	SUB-	FILING DATE IN	ᅥ	
INITIAL		NUMBER	DATE	NAME	_	CLASS	CLASS	APPROPRIATE	_	
axo	AA	5,758,142	05/26/98	McFarling et al.		395	586	05/31/94		
ax d	AB	5,933,860	08/03/99	Emer et al.		711	213	07/29/97		
FOREIGN PAT	TENT DOCUM	ENTS								
		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUB- CLASSE	Translation CELLED No		
						00	APF	2 5 2002		
OTHER ART (Including Auth	or, Title, Date, Per	tinent Pages,	Etc.)			Technolo	nov Center 2100		
axa	AC)!	Computing, Dec	cember, 1996			•				
1	AD i	A. Mahmood et al., "Concurrent Error Detection Using Watchdog Processors - A Survey," IEEE Trans. on Computers, 37(2):160-174, February 1988.								
	AE (J. H. Patel et al., "Concurrent Error Detection In ALU's by Recomputing With Shifted Operands," IEEE Trans.								
	,	on Computers, 31(7):589-595, July 1982. D. A. Reynolds et al., "Fault Detection Capabilities Of Alternating Logic," IEEE Trans. on Computers,								
	AF \	27(12):1093-1098, December 1978. E. Rotenberg et al., "Trace Cache: A Low Latency Approach To High Bandwidth Instruction Fetching,"								
	AG \	Proceedings of the 29th Annual International Symposium on Microarchitecture, pp. 24-34, December 1996.								
	AH \	E. Rotenberg et al., "Trace Processors," 30th Annual International Symposium on Microarchitecture (MICRO-30), Dec. 1997.								
	AI \	T. J. Slegel et al., "IBM's S/390 G5 Microprocessor Design," IEEE Micro, pp. 12-23, March/April 1999.								
	LA LA	J. E. Smith et al., "Implementing Precise Interrupts In Pipelined Processors," IEEE Trans. on Computers, 37(5):562-573, May 1988.								
	AK Ì	G. S. Sohi et al., "A Study Of Time-Redundant Fault Tolerance Techniques For High-Performance Pipelined								
	١	Computers," Digest of Papers, 19th International Symposium on Fault-Tolerant Computing, pp. 436-443, 1989. G. S. Sohi et al., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit,								
	AL \	Pipelined Computers," IEEE Transactions on Computers, 39(3):349-359, March 1990. D. M. Tullsen, et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd								
	AM I	Annual International Symposium on Computer Architecture, Italy, June 1995. D. Tullsen et al., "Exploiting Choice: Instruction Fetch And Issue On An Implementable Simultaneous								
]	AN	Multithreading Processor," Proceedings of the 23rd Annual International Symposium on Computer Architecture								
		(ISCA), May, 1996.								
	AO	S. K. Reinhardt et al., "Transient Fault Detection Via Simultaneous Multithreading" (12 p.). L. Spainhower et al., "IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective," IBM								
	AP ,\	J. Res. Develop. Vol. 43, No. 5/6, September/November 1999, pp. 863-873.								
1	AQ	M. Franklin, "A	Study Of Ti	me Redundant Fault Tole	rance Techr	niques For Su	perscalar Proc	essors" (5 p.).	4	
AR K. Sundaramoorthy et al., "Slipstream Processors: Improving Both Performance And Fault Tolerance" (6 p							olerance" (6 p.).			
EXAMINER AMEX. SAMIMO DATE CONSIDERED 2/11/04										
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.										

Page 1 of 1

71194.01/1662.36900